Offer summary
Qualifications:
Master's Degree in Electrical Engineering, Computer Science, or Computer Engineering, 6+ years of relevant work experience, Experience with Verilog, System Verilog, and CAD, Strong programming skills in Python, Perl, and C/C++.Key responsabilities:
- Develop and optimize floorplans during early chip development
- Collaborate to identify design improvement opportunities